

in and the second

# PCM2906B

SLES227-DECEMBER 2008

www.ti.com

# STEREO AUDIO CODEC WITH USB INTERFACE, SINGLE-ENDED ANALOG **INPUT/OUTPUT, AND S/PDIF**

# FEATURES

- On-Chip USB Interface:
  - With Full-Speed Transceivers
  - Fully Compliant with USB 2.0 Specification
  - Certified by USB-IF
  - Partially Programmable Descriptors <sup>(1)</sup>
  - USB Adaptive Mode for Playback
  - USB Asynchronous Mode for Record
  - Bus Powered
- 16-Bit Delta-Sigma ADC and DAC
- Sampling Rate:
  - DAC: 32, 44.1, 48 kHz
  - ADC: 8, 11.025, 16, 22.05, 32, 44.1, 48 kHz
- On-Chip Clock Generator with Single 12-MHz **Clock Source**
- S/PDIF Input/Output
  - Single Power Supply:
  - 5 V Typical (V<sub>BUS</sub>)
- Stereo ADC:
  - Analog Performance at  $V_{BUS} = 5 V$ :
    - THD+N = 0.01%
    - SNR = 89 dB
    - Dynamic Range = 89 dB
  - Decimation Digital Filter:
    - Passband Ripple = ±0.05 dB
    - Stop-Band Attenuation = –65 dB
  - Single-Ended Voltage Input
  - Antialiasing Filter Included
  - Digital HPF Included
- (1) The descriptor can be modified by changing a mask.

- Stereo DAC:
  - Analog Performance at V<sub>BUS</sub> = 5 V:
    - THD+N = 0.005%

    - Passband Ripple = ±0.1 dB
    - Stop-Band Attenuation = -43 dB
  - Single-Ended Voltage Output
  - Analog LPF Included
- Multifunctions:
  - Human Interface Device (HID) Function:
    - Volume and Mute Controls
  - Suspend Flag Function
- 28-Pin SSOP Package

# APPLICATIONS

- **USB Audio Speaker** •
- USB Headset
- **USB Monitor**
- **USB** Audio Interface Box

# DESCRIPTION

The PCM2906B is Texas Instruments' single-chip, USB, stereo audio codec with a USB-compliant full-speed protocol controller and S/PDIF. The USB protocol controller requires no software code, but the USB descriptors can be modified in some areas (for example, vendor ID and/or product ID). The PCM2906B employs SpAct™ architecture, TI's unique system that recovers the audio clock from USB packet data. On-chip analog PLLs with SpAct enable playback and record with low clock jitter as well as independent playback and record sampling rates.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SpAct is a trademark of Texas Instruments. System Two, Audio Precision are trademarks of Audio Precision, Inc. All other trademarks are the property of their respective owners.

- SNR = 96 dB


- Dynamic Range = 93 dB
- Oversampling Digital Filter:

Not Recommended for New Designs



#### SLES227-DECEMBER 2008

www.ti.com



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGING/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
					PCM2906BDB	Rails, 47
PCM2906BDB	SSOP-28	DB	–25°C to +85°C	PCM2906B	PCM2906BDBR	Tape and Reel, 2000

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Over operating free-air temperature range (unless otherwise noted).

	PARAMETER	PCM2906B	UNIT
Supply voltage,	V <sub>BUS</sub>	-0.3 to 6.5	V
Ground voltage	differences, AGNDC, AGNDP, AGNDX, DGND, DGNDU	±0.1	V
Digital input	SEL0, SEL1, DIN	-0.3 to 6.5	V
voltage	D+, D-, HID0, HID1, HID2, XTI, XTO, DOUT, SSPND	-0.3 to (V <sub>DDI</sub> + 0.3) < 4	v
Analog input voltage	V <sub>IN</sub> L, V <sub>IN</sub> R, V <sub>COM</sub> , V <sub>OUT</sub> R, V <sub>OUT</sub> L	−0.3 to (V <sub>CCCI</sub> + 0.3) < 4	V
	V <sub>CCCI</sub> , V <sub>CCP1I</sub> , V <sub>CCP2I</sub> , V <sub>CCXI</sub> , V <sub>DDI</sub>	-0.3 to 4	v
Input current (ar	ny pins except supplies)	±10	mA
Ambient temper	ature under bias	-40 to +125	°C
Storage tempera	ature, T <sub>stg</sub>	-55 to +150	°C
Junction temper	ature, T <sub>J</sub>	+150	°C
Lead temperatu	+260	°C	
Package temper	rature (IR reflow, peak)	+250	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SLES227-DECEMBER 2008

# **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS}$ , = 5 V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, and 16-bit data (unless otherwise noted).

			PC				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DIGITAL INF	PUT/OUTPUT						
Н	lost interface	Apply USB Revision 2.0, full speed					
А	udio data format	USB isochronous data format					
NPUT LOG	IC						
V <sub>IH</sub> <sup>(1)</sup>			2		3.3		
V <sub>IL</sub> <sup>(1)</sup>					0.8		
/ <sub>IH</sub> <sup>(2)(3)</sup>	Input logic level		2.52		3.3		
/ <sub>IL</sub> <sup>(2)(3)</sup>					0.9		
V <sub>IH</sub> <sup>(4)</sup> Ir			2		5.25	VDC	
/ <sub>IL</sub> <sup>(4)</sup>					0.8		
/ <sub>IH</sub> <sup>(5)</sup>			2.52		5.25		
/ <sub>IL</sub> <sup>(5)</sup>				0.9			
IH <sup>(1)(2)(4)</sup>		V <sub>IN</sub> = 3.3 V			±10		
L <sup>(1)(2)(4)</sup>	-	V <sub>IN</sub> = 0 V			±10		
ы <sup>(3)</sup>		V <sub>IN</sub> = 3.3 V		50	80	_	
L <sup>(3)</sup> Ir	nput logic current	V <sub>IN</sub> = 0 V			±10	μA	
H <sup>(5)</sup>		V <sub>IN</sub> = 3.3 V		65	100		
IL <sup>(5)</sup>		V <sub>IN</sub> = 0 V			±10		
OUTPUT LO	GIC						
/ <sub>OH</sub> <sup>(1)</sup>			2.8				
/ <sub>OL</sub> <sup>(1)</sup>					0.3		
/ou <sup>(6)</sup>	Notice of the set of the cont	$I_{OH} = -4 \text{ mA}$	2.8				
/ <sub>OL</sub> <sup>(6)</sup>	Output logic level	I <sub>OL</sub> = 4 mA			0.5	VDC	
/ <sub>OH</sub> <sup>(7)</sup>		$I_{OH} = -2 \text{ mA}$	2.8				
V <sub>OL</sub> <sup>(7)</sup>		$I_{OL} = 2 \text{ mA}$			0.5		
CLOCK FRE	EQUENCY	- ,			I		
lr	nput clock frequency, XTI		11.994	12	12.006	MHz	

Pins 1, 2: D+, D–.
 Pin 21: XTI.

(3) Pins 5, 6, 7: HID0, HID1, HID2.
(4) Pins 8, 9: SEL0, SEL1.

(5) Pin 24: DIN.

(6) Pin 25: <u>DOUT.</u>
(7) Pin 28: SSPND.



www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS}$ , = 5 V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, and 16-bit data (unless otherwise noted).

			PC			
	PARAMETER	TEST CONDITIONS	MIN TYP MAX			UNIT
ADC CH	ARACTERISTICS	"				
	Resolution			8, 16		Bits
	Audio data channel			1, 2		Channel
ADC Clo	ck Frequency		L.			
f <sub>s</sub>	Sampling frequency		8, 11.025, 16,	22.05, 32, 44	.1, 48	kHz
ADC DC	Accuracy		L.			
	Gain mismatch, channel-to-channel			±1	±5	% of FSR
	Gain error			±2	±10	% of FSF
	Bipolar zero error			±0		% of FSF
ADC Dyr	namic Performance <sup>(8)</sup>					
		$V_{IN} = -1 \text{ dB}^{(9)}, V_{CCCI} = 3.67 \text{ V}$		0.01	0.02	%
THD+N	Total harmonic distortion plus noise	$V_{IN} = -1  dB^{(10)}$		0.1		%
	plus noise	$V_{IN} = -60 \text{ dB}$		5		%
	Dynamic range	A-weighted	81	89		dB
SNR	Signal-to-noise ratio	A-weighted	81	89		dB
	Channel separation		80	85		dB
Analog I	nput		L.			
	Input voltage			0.6 V <sub>CCCI</sub>		V <sub>PP</sub>
	Center voltage			0.5 V <sub>CCCI</sub>		V
	Input impedance			30		kΩ
	Antialiasing filter frequency	–3 dB		150		kHz
	response	f <sub>IN</sub> = 20 kHz		-0.08		dB
ADC Dig	ital Filter Performance					
	Passband				0.454 f <sub>s</sub>	Hz
	Stop band		0.583 f <sub>s</sub>			Hz
	Passband ripple				±0.05	dB
	Stop-band attenuation		-65			dB
t <sub>d</sub>	Delay time			17.4/f <sub>s</sub>		s
	HPF frequency response	–3 dB	0.0	078f <sub>s</sub> /1000		Hz

(8) f<sub>IN</sub> = 1 kHz, using the System Two<sup>™</sup> audio measurement system by Audio Precision<sup>™</sup> in RMS mode with 20-kHz LPF, 400-Hz HPF in calculation.

(9) Using external voltage regulator for  $V_{CCCI}$  (as shown in Figure 36). (10) Using internal voltage regulator for  $V_{CCCI}$  (as shown in Figure 37).



SLES227-DECEMBER 2008

# **ELECTRICAL CHARACTERISTICS (continued)**

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS}$ , = 5 V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, and 16-bit data (unless otherwise noted).


			PC			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC CH	ARACTERISTICS				<u>_</u>	
	Resolution			8, 16		Bits
	Audio data channel			1, 2		Channel
DAC Clo	ck Frequency				<u>_</u>	
f <sub>s</sub>	Sampling frequency		3	32, 44.1, 48		kHz
DAC DC	Accuracy					
	Gain mismatch, channel-to-channel			±1	±5	% of FSF
	Gain error			±2	±10	% of FSF
	Bipolar zero error			±2		% of FSF
DAC Dyr	namic Performance <sup>(11)</sup>					
	Total harmonic distortion	V <sub>OUT</sub> = 0 dB		0.005	0.016	%
THD+N	plus noise	$V_{OUT} = -60 \text{ dB}$		3		%
	Dynamic range	EIAJ, A-weighted	87	93		dB
SNR	Signal-to-noise ratio	EIAJ, A-weighted	90	96		dB
	Channel separation		86	92		dB
Analog (	Dutput		L			
Vo	Output voltage			0.6 V <sub>CCCI</sub>		V <sub>PP</sub>
0	Center voltage			0.5 V <sub>CCCI</sub>		V
	Load impedance	AC coupling	10			kΩ
		-3 dB		250		kHz
	LPF frequency response	f = 20 kHz		-0.03		dB
DAC Dig	ital Filter Performance		L			
	Passband				0.445 f <sub>s</sub>	Hz
	Stop band		0.555 f <sub>s</sub>			Hz
	Passband ripple				±0.1	dB
	Stop-band attenuation		-43			dB
t <sub>d</sub>	Delay time			14.3 f <sub>s</sub>		S
POWER-	SUPPLY REQUIREMENTS					
V <sub>BUS</sub>	Voltage range		4.35	5	5.25	VDC
	Our also sums i	ADC, DAC operation		56	67	mA
	Supply current	Suspend mode (12)		250		μA
5	Develop director di	ADC, DAC operation		280	352	mW
PD	Power dissipation	Suspend mode <sup>(12)</sup>		1.25		mW
	Internal power-supply voltage <sup>(13)</sup>		3.1	3.3	3.5	VDC
TEMPER	ATURE RANGE					
	Operating temperature rang	e	-25		+85	°C
$\theta_{JA}$	Thermal resistance	28-pin SSOP		100		°C/W

(11) f<sub>OUT</sub> = 1 kHz, using the System Two audio measurement system by Audio Precision in RMS mode with 20-kHz LPF, 400-Hz HPF.
(12) In USB suspend state.
(13) Pins 10, 17, 19, 23, 27: V<sub>CCCI</sub>, V<sub>CCP1I</sub>, V<sub>CCP2I</sub>, V<sub>CCXI</sub>, V<sub>DDI</sub>.



SLES227-DECEMBER 2008

#### **PIN ASSIGNMENTS**



#### **Table 1. TERMINAL FUNCTIONS**

TERMINAL			
NAME NO. I/O			DESCRIPTION
AGNDC	11	-	Analog ground for codec
AGNDP	18	-	Analog ground for PLL
AGNDX	22	-	Analog ground for oscillator
D-	2	I/O	USB differential input/output minus <sup>(1)</sup>
D+	1	I/O	USB differential input/output plus <sup>(1)</sup>
DGND	26	-	Digital ground
DGNDU	4	-	Digital ground for USB transceiver
DIN	24	I	S/PDIF input <sup>(2)</sup>
DOUT	25	0	S/PDIF output
HID0	5	I	HID key state input (mute), active-high <sup>(3)</sup>
HID1	6	I	HID key state input (volume up), active-high <sup>(3)</sup>
HID2	7	I	HID key state input (volume down), active-high <sup>(3)</sup>
SEL0	8	I	Must be set to high <sup>(4)</sup>
SEL1	9	I	Must be set to high <sup>(4)</sup>
SSPND	28	0	Suspend flag, active-low (Low: suspend, High: operational)
V <sub>BUS</sub>	3	-	Connect to USB power (V <sub>BUS</sub> )
V <sub>CCCI</sub>	10	-	Internal analog power supply for codec <sup>(5)</sup>
V <sub>CCP1I</sub>	17	-	Internal analog power supply for PLL <sup>(5)</sup>
V <sub>CCP2I</sub>	19	-	Internal analog power supply for PLL <sup>(5)</sup>
V <sub>CCXI</sub>	23	-	Internal analog power supply for oscillator <sup>(5)</sup>
V <sub>COM</sub>	14	-	Common for ADC/DAC (V <sub>CCC</sub> /2) <sup>(5)</sup>
V <sub>DDI</sub>	27	-	Internal digital power supply <sup>(5)</sup>
V <sub>IN</sub> L	12	I	ADC analog input for L-channel
V <sub>IN</sub> R	13	I	ADC analog input for R-channel
V <sub>OUT</sub> L	16	0	DAC analog output for L-channel
V <sub>OUT</sub> R	15	0	DAC analog output for R-channel
XTI	21	I	Crystal oscillator input <sup>(6)</sup>
ХТО	20	0	Crystal oscillator output

(1) LV-TTL level.

(2) 3.3-V CMOS-level input with internal pulldown, 5-V tolerant.

(3) 3.3-V CMOS-level input with internal pulldown. This pin informs the PC of serviceable control signals such as mute, volume up, or volume down, which have no direct connection with the internal DAC or ADC. See the *Interface #3* and *End-Points sections*.
 (4) TT Otherwise Environment Sections.

(4) TTL Schmitt trigger, 5-V tolerant.

(5) Connect a decoupling capacitor to GND.

(6) 3.3-V CMOS-level input.

6 Submit Documentation Feedback




PCM2906B

www.ti.com

SLES227-DECEMBER 2008


# FUNCTIONAL BLOCK DIAGRAM





www.ti.com

# **BLOCK DIAGRAM OF ANALOG FRONT-END (RIGHT CHANNEL)**






www.ti.com

### **TYPICAL CHARACTERISTICS: ADC**

All specifications at  $T_A = +25$ °C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, using REG103xA-A, unless otherwise noted.



# PCM2906B

Not Recommended for New Designs




www.ti.com

SLES227-DECEMBER 2008


# **TYPICAL CHARACTERISTICS: ADC (continued)**

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, using REG103xA-A, unless otherwise noted.





All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, using REG103xA-A, unless otherwise noted.






SLES227-DECEMBER 2008

# **TYPICAL CHARACTERISTICS: DAC (continued)**

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, using REG103xA-A, unless otherwise noted.




Not Recommended for New Designs



www.ti.com

SLES227-DECEMBER 2008



PCM2906B




www.ti.com

SLES227-DECEMBER 2008

# TYPICAL CHARACTERISTICS: ADC DIGITAL DECIMATION FILTER FREQUENCY RESPONSE

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, unless otherwise noted.







#### SLES227-DECEMBER 2008

# TYPICAL CHARACTERISTICS: ADC DIGITAL HIGH-PASS FILTER FREQUENCY RESPONSE

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, unless otherwise noted.



### **TYPICAL CHARACTERISTICS: ADC ANALOG ANTIALIASING FILTER FREQUENCY RESPONSE** All specifications at $T_A = +25^{\circ}$ C, $V_{BUS} = 5 V$ , $f_s = 44.1 \text{ kHz}$ , $f_{IN} = 1 \text{ kHz}$ , 16-bit data, unless otherwise noted.






SLES227-DECEMBER 2008

# TYPICAL CHARACTERISTICS: DAC DIGITAL INTERPOLATION FILTER FREQUENCY RESPONSE

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, unless otherwise noted.






#### SLES227-DECEMBER 2008


# TYPICAL CHARACTERISTICS: DAC ANALOG FIR FILTER FREQUENCY RESPONSE

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, unless otherwise noted.



# TYPICAL CHARACTERISTICS: DAC ANALOG LOW-PASS FILTER FREQUENCY RESPONSE

All specifications at  $T_A = +25^{\circ}$ C,  $V_{BUS} = 5$  V,  $f_s = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data, unless otherwise noted.





### DETAILED DESCRIPTION

#### **USB INTERFACE**

Control data and audio data are transferred to the PCM2906B via D+ (pin 1) and D– (pin 2). All data to/from the PCM2906B are transferred at full speed. The device descriptor contains the information described in Table 2. The device descriptor can be modified on request; contact a Texas Instruments representative about the details.

USB revision	2.0 compliant							
Device class	0x00 (device defined interface level)							
Device sub class	0x00 (not specified)							
Device protocol	0x00 (not specified)							
Max packet size for end-point 0	8 byte							
Vendor ID	0x08BB (default value, can be modified)							
Product ID	0x29B6 (default value, can be modified)							
Device release number	1.0 (0x0100)							
Number of configurations	1							
Vendor string	String #1 (see Table 4)							
Product string	String #2 (see Table 4)							
Serial number	Not supported							

#### Table 2. Device Descriptor

The configuration descriptor contains the information described in Table 3. The configuration descriptor can be modified on request; contact a Texas Instruments representative about the details.

#### **Table 3. Configuration Descriptor**

Interface	Four interfaces
Power attribute	0x80 (Bus powered, no remote wakeup)
Max power	0xFA (500 mA. Default value, can be modified)

The string descriptor contains the information described in Table 4. The string descriptor can be modified on request; contact a Texas Instruments representative about the details.

#### Table 4. String Descriptor

#0	0x0409
#1	Burr-Brown from TI (default value, can be modified)
#2	USB Audio CODEC (default value, can be modified)



www.ti.com

### **DEVICE CONFIGURATION**

Figure 31 illustrates the USB audio function topology. The PCM2906B has four interfaces. Each interface consists of alternative settings.




Figure 31. USB Audio Function Topology



Interface #0 is the control interface. Alternative setting #0 is the only possible setting for interface #0. Alternative setting #0 describes the standard audio control interface. The audio control interface consists of a single terminal. The PCM2906B has the following five terminals:

- Input terminal (IT #1) for isochronous-out stream
- Output terminal (OT #2) for audio analog output
- Feature unit (FU #3) for DAC digital attenuator
- Input terminal (IT #4) for audio analog input
- Output terminal (OT #5) for isochronous-in stream

Input terminal #1 is defined as a *USB stream* (terminal type 0x0101). Input terminal #1 can accept two-channel audio streams consisting of left and right channels. Output terminal #2 is defined as a *speaker* (terminal type 0x0301). Input terminal #4 is defined as a *microphone* (terminal type 0x0201). Output terminal #5 is defined as a *USB stream* (terminal type 0x0101). Output terminal #5 can generate two-channel audio streams composed of left and right channel data. Feature unit #3 supports the following sound control features:

- Volume control
- Mute control

The built-in digital volume controller can be manipulated by an audio-class-specific request from 0 dB to -64 dB in 1-dB steps. Changes are made by incrementing or decrementing by one step (1 dB) for every  $1/f_S$  time interval until the volume level has reached the requested value. Each channel can be set for different values. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by audio-class-specific request. A master mute control request is acceptable. A request to an individual channel is stalled and ignored.

#### Interface #1

Interface #1 is the audio streaming data-out interface. Interface #1 has the five alternative settings listed in Table 5. Alternative setting #0 is the zero-bandwidth setting. All other alternative settings are operational settings.

ALTERNATIVE SETTING		DATA FORMAT TRANSFER MODE			
00			Zero bandwidth		
01	16-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
02	16-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48
03	8-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
04	8-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48

#### Table 5. Interface #1 Alternative Settings



#### Interface #2

Interface #2 is the audio streaming data-in interface. Interface #2 has the 19 alternative settings listed in Table 6. Alternative setting #0 is the zero-bandwidth setting. All other alternative settings are operational settings.

ALTERNATIVE SETTING		DAT	A FORMAT	TRANSFER MODE	SAMPLING RATE (kHz)	
00						
01	16-bit	Stereo	Twos complement (PCM)	Asynchronous	48	
02	16-bit	Mono	Twos complement (PCM)	Asynchronous	48	
03	16-bit	Stereo	Twos complement (PCM)	Asynchronous	44.1	
04	16-bit	Mono	Twos complement (PCM)	Asynchronous	44.1	
05	16-bit	Stereo	Twos complement (PCM)	Asynchronous	32	
06	16-bit	Mono	Twos complement (PCM)	Asynchronous	32	
07	16-bit	Stereo	Twos complement (PCM)	Asynchronous	22.05	
08	16-bit	Mono	Twos complement (PCM)	Asynchronous	22.05	
09	16-bit	Stereo	Twos complement (PCM)	Asynchronous	16	
0A	16-bit	Mono	Twos complement (PCM)	Asynchronous	16	
0B	8-bit	Stereo	Twos complement (PCM)	Asynchronous	16	
0C	8-bit	Mono	Twos complement (PCM)	Asynchronous	16	
0D	8-bit	Stereo	Twos complement (PCM)	Asynchronous	8	
0E	8-bit	Mono	Twos complement (PCM)	Asynchronous	8	
0F	16-bit	Stereo	Twos complement (PCM)	Synchronous	11.025	
10	16-bit	Mono	Twos complement (PCM)	Synchronous	11.025	
11	8-bit	Stereo	Twos complement (PCM)	Synchronous	11.025	
12	8-bit	Mono	Twos complement (PCM)	Synchronous	11.025	

#### Table 6. Interface #2 Alternative Settings

#### Interface #3

Interface #3 is the interrupt data-in interface. Alternative setting #0 is the only possible setting for interface #3. Interface #3 consists of the HID consumer control device and reports the status of these three key parameters:

- Mute (0xE209)
- Volume up (0xE909)
- Volume down (0xEA09)

#### **End-Points**

The PCM2906B has the following four end-points:

- Control end-point (EP #0)
- Isochronous-out audio data stream end-point (EP #2)
- Isochronous-in audio data stream end-point (EP #4)
- HID end-point (EP #5)

The control end-point is a default end-point. The control end-point is used to control all functions of the PCM2906B by the standard USB request and USB audio class specific request from the host. The isochronous-out audio data stream end-point is an audio sink end-point, which receives the PCM audio data. The isochronous-out audio data stream end-point accepts the adaptive transfer mode. The isochronous-in audio data stream end-point that transmits the PCM audio data. The isochronous-in audio data stream end-point that transmits the PCM audio data. The isochronous-in audio data stream end-point uses the asynchronous transfer mode. The HID end-point is an interrupt-in end-point. The HID end-point reports HID0, HID1, and HID2 pin status every 32 ms.

The human interface device (HID) pins are defined as consumer control devices. The HID function is designed as an independent end-point from both isochronous-in and -out end-points. Therefore, the result obtained from the HID operation depends on the host software. Typically, the HID function is used as the primary audio-out device.



#### **Clock and Reset**

The PCM2906B requires a 12-MHz ( $\pm$ 500 ppm) clock for the USB and audio functions. The clock can be generated by a built-in oscillator with a 12-MHz crystal resonator. The 12-MHz crystal resonator must be connected to XTI (pin 21) and XTO (pin 20) with one high-value ( $1-M\Omega$ ) resistor and two small capacitors, the capacitance of which depends on the load capacitance of the crystal resonator. An external clock can be supplied to XTI (pin 21). If an external clock is used, XTO (pin 20) must <u>be left</u> open. Because there is no clock disabling signal, use of the external clock supply is not recommended. SSPND (pin 28) is unable to use clock disabling.

The PCM2906B has an internal power-on reset circuit, which triggers automatically when  $V_{BUS}$  (pin 3) exceeds 2.5 V typical (2.7 V to 2.2 V). Approximately 700  $\mu$ s is required until internal reset release.

#### Digital Audio Interface

The PCM2906 employs S/PDIF for both input and output. Isochronous-out data from the host are encoded to the S/PDIF output and the DAC analog output. Input data are selected from either the S/PDIF or ADC analog input. When the device detects S/PDIF input and successfully locks the received data, the isochronous-in transfer data source automatically selected is S/PDIF; otherwise, the data source selected is the ADC analog input.

This feature is a customer option. It is the responsibility of the user to implement this feature.

#### Supported Input/Output Data

The following data formats are accepted by S/PDIF for input and output. All other data formats are unusable as S/PDIF.

- 48-kHz 16-bit stereo
- 44.1-kHz 16-bit stereo
- 32-kHz 16-bit stereo

Any mismatch of the sampling rate between the input S/PDIF signal and the host command is not acceptable. Any mismatch of the data format between the input S/PDIF signal and the host command may cause unexpected results, with the following exceptions:

- Recording in monaural format from stereo data input at the same data rate
- Recording in 8-bit format from 16-bit data input at the same data rate

A combination of these two conditions is not acceptable.

For playback, all possible data-rate sources are converted to the 16-bit stereo format at the same source data rate.

#### **Channel Status Information**

The channel status information is fixed as consumer application, PCM mode, copyright, and digital/digital converter. All other bits are fixed as 0's except for the sample frequency, which is set automatically according to the data received through the USB.

#### Copyright Management

Isochronous-in data are affected by the serial copy management system (SCMS). When the control bit indicates that the received digital audio data are original, the input digital audio data are transferred to the host. If the data are indicated as first generation or higher, the transferred data are routed to the analog input.

Digital audio data output is always encoded as original with SCMS control.



#### INTERFACE SEQUENCE

#### Power-On, Attach, and Playback Sequence

The PCM2906B is ready for setup when the reset sequence has finished and the USB device is attached. After a connection has been established by setup, the PCM2906B is ready to accept USB audio data. While waiting for the audio data (idle state), the analog output is set to bipolar zero (BPZ).

When receiving the audio data, the PCM2906B stores the first audio packet, which contains 1-ms audio data, into the internal storage buffer. The PCM2906B starts playing the audio data when detecting the next start-of-frame (SOF) packet, as illustrated in Figure 32.






Figure 32. Initial Sequence

#### Play, Stop, and Detach Sequence

When the host finishes or aborts the playback, the PCM2906B stops playing after the last audio data have played, as shown in Figure 33.





#### **Record Sequence**

The PCM2906B starts audio capture into the internal memory after receiving the SET\_INTERFACE command, as shown in Figure 34.




Figure 34. Record Sequence

#### Suspend and Resume Sequence

The PCM2906B enters the suspend state after a constant idle state on the USB bus (approximately 5 ms), as shown in Figure 35. While the PCM2906B enters the suspend state, the SSPND flag (pin 28) is asserted. The PCM2906B wakes up immediately upon detecting a non-idle state on the USB.




Figure 35. Suspend and Resume Sequence




SLES227-DECEMBER 2008

# APPLICATION INFORMATION

### **TYPICAL CIRCUIT CONNECTION 1**

Figure 36 illustrates a typical circuit connection for a simple application. The circuit illustrated is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



NOTE: C1, C2: 10 µF

 $C_3,\,C_4,\,C_7,\,C_8,\,C_{13}\!\!:$  1  $\mu F$  (These capacitors must be less than 2  $\mu F.)$ 

 $C_5$ ,  $C_6$ : 10 pF to 33 pF (depending on crystal resonator)

C<sub>9</sub>, C<sub>10</sub>, C<sub>11</sub>, C<sub>12</sub>: The capacitance may vary depending on design.

IC1: REG103xA-A (TI) or equivalent. Analog performance may vary depending on IC1.

D1: Schottky barrier diode (VF ≤ 350 mV at 10 mA, IR ≤ 2  $\mu$ A at 4 V)


Figure 36. Bus-Powered Configuration for High-Performance Application



#### www.ti.com


### **TYPICAL CIRCUIT CONNECTION 2**

Figure 37 illustrates a typical circuit connection for a simple application. The circuit illustrated is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



NOTE: C<sub>1</sub>, C<sub>2</sub>: 10 μF

C<sub>3</sub>, C<sub>4</sub>, C<sub>7</sub>, C<sub>8</sub>: 1  $\mu$ F (These capacitors must be less than 2  $\mu$ F.) C<sub>5</sub>, C<sub>6</sub>: 10 pF to 33 pF (depending on crystal resonator) C<sub>9</sub>, C<sub>10</sub>, C<sub>11</sub>, C<sub>12</sub>: The capacitance may vary depending on design. In this case, the analog performance of the ADC may be degraded.



#### **OPERATING ENVIRONMENT**

For current information on the PCM2906B operating environment, see the Updated Operating Environments for PCM270X, PCM290X Applications application report, SLAA374.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCM2906BDB	NRND	SSOP	DB	28	50	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2906B	
PCM2906BDBR	NRND	SSOP	DB	28	2000	RoHS & Green	Call TI   NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2906B	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM2906BDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1



# PACKAGE MATERIALS INFORMATION

18-Nov-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM2906BDBR	SSOP	DB	28	2000	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

18-Nov-2024

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
PCM2906BDB	DB	SSOP	28	50	530	10.5	4000	4.1
PCM2906BDB	DB	SSOP	28	50	530	10.5	4000	4.1

# **DB0028A**



# **PACKAGE OUTLINE**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



# DB0028A

# **EXAMPLE BOARD LAYOUT**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DB0028A

# **EXAMPLE STENCIL DESIGN**

# SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated