

## Dual Channel, 30V/10A Isolated Gate Driver

### GENERAL DESCRIPTION

The SiLM8263/64/65 isolated driver family is an isolated dual channel gate driver with different configurations. The SiLM8263/64 are configured as high-side/low-side drivers, while the SiLM8265 are configured as dual drivers. It can provide 10A source and 10A sink peak output current. Programmable dead time (DT) feature is available in SiLM8263/64. Pulling high the DIS pin shuts down both outputs simultaneously, and allows for normal operation when the DIS pin is open or pulled low. As a fail-safe measure, primary-side logic failures force both outputs low.

The VDDA and VDDB supply voltage are up to 30 V. A wide input VDDI range from 3 V to 18 V makes the driver suitable for interfacing with both analog and digital controllers. All the supply voltage pins have under voltage lock-out (UVLO) protection.

The SiLM8263/64/65 has 2.5000V<sub>RMS</sub> isolation with LGA5X5-13 package per UL1577.

High CMTI, low propagation delay, small size and flexible configuration make the SiLM8263/64/65 family is suitable for a wide range of isolated MOSFET/IGBT and SiC or GaN FET gate drive applications.

### FEATURE

- 10A peak source current
- 10A peak sink current
- 60ns (Typ.) propagation delay
- 25ns (Max.) pulse width distortion
- 10ns (Max.) channel delay matching
- 150kV/us (Min.) common mode transient immunity (CMTI)
- Wide input voltage: 3V to 18V
- Up to 30V driver output voltage
- 5V reverse polarity voltage handling capability on input stage
- Operating temperature: -40°C to +125°C
- Safety certifications (Pending):
  - 2.5000V<sub>RMS</sub> isolation for 1 minute per UL 1577 with LGA5X5-13 package
  - DIN V VDE 0884-11

### APPLICATION

- AC/DC or DC/DC power supplies in server, telecom and industry
- DC/AC solar inverters
- EV battery charging

### APPLICATION CIRCUIT




Figure 1. SiLM8263 Application Circuit




Figure 2. SiLM8264 Application Circuit




Figure 3. SiLM8265 Application Circuit

## Table of Contents

General Description .....	1
Feature.....	1
Application .....	1
Application Circuit .....	1
PIN Configuration .....	4
PIN Description .....	5
Functional Block Diagram.....	7
Ordering Information.....	8
Family Overview .....	9
Absolute Maximum Ratings <sup>1</sup> .....	10
Recommended Operation Conditions <sup>1</sup> .....	10
ESD Ratings .....	10
Thermal Information.....	10
Package Specifications.....	11
Insulation Specifications .....	11
Electrical Characteristics (DC).....	12
Switching Characteristics (AC) .....	13
Parameter Measurement Information .....	14
Propagation Delay and Pulse Width Distortion .....	14
Rise and Fall Time Testing.....	14
CMTI Testing .....	14
Feature Description .....	15
Under Voltage Lockout.....	15
Disable Input Function.....	15
Control Input and Output Logic .....	15
Dead-time Program .....	16
Application Information .....	18
Package Case Outlines .....	19
Revision History.....	20

**PIN CONFIGURATION**

Part Number	Pin Configuration (Top View)			
SiLM8263	GNDI VIA VIB VDDI DIS DT VDDI		13 12 11 10 9 8 VDDA VOA GNDA VDDB VOB GNDB	
SiLM8264	GNDI PWM NC VDDI DIS DT VDDI		13 12 11 10 9 8 VDDA VOA GNDA VDDB VOB GNDB	
SiLM8265	GNDI VIA VIB VDDI DIS NC VDDI		13 12 11 10 9 8 VDDA VOA GNDA VDDB VOB GNDB	

**PIN DESCRIPTION**
**Table 1. SiLM8263 Pin Description**

No.	Pin	Description
1	GNDI	Input power ground.
2	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
3	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
4	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.
7	VDDI	Input power supply. This pin is internally connected to pin3.
8	GNDB	Power ground of driver B.
9	VOB	Output of driver B.
10	VDDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDDB and GNDB.
11	GNDA	Power ground of driver A.
12	VOA	Output of driver A.
13	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**Table 2. SiLM8264 Pin Description**

No.	Pin	Description
1	GNDI	Input power ground.
2	PWM	PWM input. The output of driver A is in phase with PWM input and the output of driver B is out of phase with PWM input.
3	NC	No connection
4	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	DT	Dead time programming input. Connect a resistor between DT and GNDI to program the dead time. A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.
7	VDDI	Input power supply. This pin is internally connected to pin3.
8	GNDB	Power ground of driver B.

No.	Pin	Description
9	VOB	Output of driver B.
10	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
11	GNDA	Power ground of driver A.
12	VOA	Output of driver A.
13	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**Table 3. SiLM8265 Pin Description**

No.	Pin	Description
1	GNDI	Input power ground.
2	VIA	Input of driver A. The output of driver A is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
3	VIB	Input of driver B. The output of driver B is in phase with the input. This pin is pulled low internally if left open. Recommend to connect this pin to ground if not used for better noise immunity.
4	VDDI	Input power supply. A local low ESR and ESL capacitor should be connected between VDDI and GNDI.
5	DIS	Device disable input. When DIS pin is high, both driver is disabled and driver output is low. When DIS pin is low, it allows the device to perform in normal operation.
6	NC	No connection
7	VDDI	Input power supply. This pin is internally connected to pin3.
8	GNDB	Power ground of driver B.
9	VOB	Output of driver B.
10	VDDB	Power supply of driver B. A local low ESR and ESL capacitor should be connected between VDDB and GNDB.
11	GNDA	Power ground of driver A.
12	VOA	Output of driver A.
13	VDDA	Power supply of driver A. A local low ESR and ESL capacitor should be connected between VDDA and GNDA.

**FUNCTIONAL BLOCK DIAGRAM**




Figure 4. SiLM8263 Functional Block Diagram




Figure 5. SiLM8264 Functional Block Diagram




Figure 6. SiLM8265 Functional Block Diagram

**ORDERING INFORMATION**

<b>Order Part No.</b>	<b>Package</b>	<b>QTY</b>
SiLM8263GAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8263AAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8263BAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8263DAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8264GAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8264AAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8264BAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8264DAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8265GAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8265AAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8265BAHB-DG	LGA5X5-13, Pb-Free	5000/Reel
SiLM8265DAHB-DG	LGA5X5-13, Pb-Free	5000/Reel



**FAMILY OVERVIEW**

Part Number	Input Configuration	Output Configuration	Programmable Dead Time	Overlap Protection	Isolation Rating	UVLO
SiLM8263GA	VIA, VIB	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	3.5V/3V
SiLM8263AA	VIA, VIB	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	5.5V/5V
SiLM8263BA	VIA, VIB	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	8.5V/7.5V
SiLM8263DA	VIA, VIB	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	12.5V/11.5V
SiLM8264GA	PWM	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	3.5V/3V
SiLM8264AA	PWM	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	5.5V/5V
SiLM8264BA	PWM	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	8.5V/7.5V
SiLM8264DA	PWM	HS/LS	Yes	Yes	2.5 kV <sub>RMS</sub>	12.5V/11.5V
SiLM8265GA	VIA, VIB	Dual Driver	No	No	2.5 kV <sub>RMS</sub>	3.5V/3V
SiLM8265AA	VIA, VIB	Dual Driver	No	No	2.5 kV <sub>RMS</sub>	5.5V/5V
SiLM8265BA	VIA, VIB	Dual Driver	No	No	2.5 kV <sub>RMS</sub>	8.5V/7.5V
SiLM8265DA	VIA, VIB	Dual Driver	No	No	2.5 kV <sub>RMS</sub>	12.5V/11.5V

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

Symbol	Definition	Min	Max	Unit
V <sub>DDI</sub>	Input Power Supply Voltage	-0.3	20	V
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>DIS</sub> , V <sub>PWM</sub>	Input Signal Voltage	-7	20	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply	-0.3	35	V
V <sub>OUTA</sub>	Driver Output Voltage	-0.3	V <sub>DDA</sub> +0.3	V
V <sub>OUTB</sub>		-0.3	V <sub>DDB</sub> +0.3	V
V <sub>ch2ch</sub>	Channel to Channel Voltage, GNDA to GNDB		700	V
T <sub>J</sub>	Junction Temperature	-40	150	°C
T <sub>S</sub>	Storage Temperature	-55	150	°C

**RECOMMENDED OPERATION CONDITIONS<sup>1</sup>**

Symbol	Definition	Min	Max	Unit
V <sub>DDI</sub>	Input Power Supply Voltage	3	18	V
V <sub>IA</sub> , V <sub>IB</sub> , V <sub>DIS</sub> , V <sub>PWM</sub>	Input Signal Voltage	-5	18	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply for 3.5V UVLO	4	30	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply for 5.5V UVLO	6	30	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply for 8.5V UVLO	9.1	30	V
V <sub>DDA</sub> , V <sub>DDB</sub>	Driver Power Supply for 12.5V UVLO	13.6	30	V
R <sub>DT</sub>	Resistance range on DT	5	220	kΩ
C <sub>DT</sub>	Capacitance of C <sub>DT</sub>		10	nF
T <sub>J</sub>	Junction Temperature	-40	150	°C
T <sub>A</sub>	Ambient Temperature	-40	125	°C

**ESD RATINGS**

Symbol	Definition	Value	Units
V <sub>ESD</sub>	HBM	±4000	V
	CDM	±1500	

**THERMAL INFORMATION**

Symbol	Definition	Value	Unit
R <sub>θJA</sub>	Junction to ambient thermal resistance	100	°C/W
R <sub>θJC(TOP)</sub>	Junction to case (top) thermal resistance	40	°C/W

Note 1: V<sub>DDI</sub>, V<sub>IA</sub>, V<sub>IB</sub>, V<sub>DIS</sub>, V<sub>PWM</sub> are reference to GNDI; V<sub>DDA</sub>, V<sub>OUTA</sub> are referenced to GNDA; V<sub>DDB</sub>, V<sub>OUTB</sub> are referenced to GNDB;

**PACKAGE SPECIFICATIONS**

Symbol	Definition	Min.	Typ.	Max.	Units
R <sub>io</sub>	Resistance (Input Side to Output Side)		10 <sup>12</sup>		Ω
C <sub>io</sub>	Capacitance (Input Side to Output Side)		1.8		pF

**INSULATION SPECIFICATIONS**

Symbol	Definition	Test Condition	Value	Units
CLR	External clearance	Shortest terminal to terminal distance through air	>3.5	mm
CPG	External creepage	Shortest terminal to terminal distance across the package surface	>3.5	mm
DTI	Distance through the insulation	Minimum internal gap	>16	um
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11), IEC 60112	>600	V
	Material Group		I	
	Overvoltage category	Rated mains voltages ≤150Vrms	I-III	
		Rated mains voltages ≤300Vrms	I-II	
<b>DIN V VDE 0884-11<sup>(1)</sup></b>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage		792	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage		560	V <sub>RMS</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	60s	3535	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage	Test method per IEC62368-1, 1.2/50us waveform, V <sub>TEST</sub> =1.3 x V <sub>IOSM</sub>	3500	V <sub>PK</sub>
q <sub>pd</sub>	Apparent charge	Method b2: V <sub>pd(m)</sub> =1.5 x V <sub>IORM</sub> , t <sub>m</sub> =1 s	≤5	pC
	Climatic Category		40/125/21	
	Pollution Degree		2	
<b>UL1577<sup>(1)</sup></b>				
V <sub>ISO</sub>	Withstand Isolation Voltage	V <sub>TEST</sub> =V <sub>ISO</sub> , t=60s (qualification), V <sub>TEST</sub> =1.2 x V <sub>ISO</sub> , t=1s (100% production)	2500	V <sub>RMS</sub>

Note 1: Certification pending

**ELECTRICAL CHARACTERISTICS (DC)**

$V_{DDI} = 5\text{ V}$ ,  $0.1\mu\text{F}$  capacitor from  $V_{DDI}$  to  $GNDI$ ,  $V_{DDA} = V_{VDDDB} = 15\text{V}$ ,  $1\mu\text{F}$  capacitor from  $V_{DDA}$  and  $V_{VDDDB}$  to  $GND A$  and  $GND B$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise specified.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Input Power Supply</b>						
$V_{DDI}$	Input Supply Voltage		3		18	V
$V_{UVLO\_VDDI\_R}$	VDDI UVLO Rising		2.55	2.7	2.85	V
$V_{UVLO\_VDDI\_F}$	VDDI UVLO Falling		2.35	2.5	2.65	V
$V_{UVLO\_HYS}$	VDDI UVLO Hysteresis			0.2		V
$I_{VDDI}$	Quiescent Current	$V_{IA} = 0\text{V}$ , $V_{IB} = 0\text{V}$	1.4	2	2.6	mA
	Operation Current	$C_{LOAD} = 100\text{pF}$ , $f_{sw} = 50\text{kHz}$ , (50% Duty Cycle), both channel		3.1		mA
<b>Logic Interface</b>						
$V_{IH}$	High Level Input Threshold Voltage at VIA, VIB, DIS and PWM			1.7		V
$V_{IL}$	Low Level Input Threshold Voltage at VIA, VIB, DIS and PWM			1.1		V
$R_{PD}$	Pull down Resistance on VIA, VIB, DIS and PWM		126	180	280	k $\Omega$
<b>Driver Power Supply</b>						
$V_{UVLO\_VDDA\_R}$ , $V_{UVLO\_VDDDB\_R}$	VDDA, VDDDB UVLO Rising	3.5V UVLO Version	3.2	3.5	3.8	V
		5.5V UVLO Version	5.1	5.5	5.9	V
		8.5V UVLO Version	8	8.5	9	V
		12.5V UVLO Version	11.5	12.5	13.5	V
$V_{UVLO\_VDDA\_F}$ , $V_{UVLO\_VDDDB\_F}$	VDDA, VDDDB UVLO Falling	3.5V UVLO Version	2.7	3	3.3	V
		5.5V UVLO Version	4.6	5	5.4	V
		8.5V UVLO Version	7	7.5	8	V
		12.5V UVLO Version	10.5	11.5	12.5	V
$V_{UVLO\_VDDA\_HYS}$ , $V_{UVLO\_VDDDB\_HYS}$	VDDA, VDDDB UVLO Hysteresis	3.5V UVLO Version		0.5		V
		5.5V UVLO Version		0.5		V
		8.5V UVLO Version		1		V
		12.5V UVLO Version		1		V
$I_{VDDA}$ , $I_{VDDDB}$	Quiescent Current	$V_{IA} = 0\text{V}$ , $V_{IB} = 0\text{V}$		1.4	2.1	mA
	Operation Current	$C_{LOAD} = 1\text{nF}$ , $f_{sw} = 50\text{kHz}$ , (50% Duty Cycle), each channel		2.7	3.5	mA

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>OUTPUT</b>						
I <sub>OH</sub>	Peak Source Current			10		A
I <sub>OL</sub>	Peak Sink Current			10		A
V <sub>OH</sub>	High Level Output Voltage	I <sub>O</sub> =-20mA		8	15	mV
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =20mA		8	15	mV
<b>Dead Time</b>						
t <sub>DT</sub>	Dead time	R <sub>DT</sub> =20kΩ	160	200	240	ns

## SWITCHING CHARACTERISTICS (AC)

V<sub>DDI</sub> = 5 V, 0.1μF capacitor from VDDI to GNDI, V<sub>DDB</sub> = V<sub>DDB</sub> = 15V, 1μF capacitor from VDDA and VDDB to GNDA and GNDB, T<sub>A</sub> = -40°C to +125°C, unless otherwise specified.

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Switching Characteristics</b>						
t <sub>PLH</sub>	Propagation Delay, Low to High	C <sub>LOAD</sub> =1nF, f <sub>sw</sub> =1kHz, (50% Duty Cycle)		60	90	ns
t <sub>PHL</sub>	Propagation Delay, High to Low			60	90	ns
t <sub>r</sub>	Turn on Rise Time				15	ns
t <sub>f</sub>	Turn off Fall Time				15	ns
t <sub>PWD</sub>	Pulse Width Distortion				25	ns
t <sub>DM</sub>	Propagation Delay Matching between OUTA and OUTB				10	ns
t <sub>UVLO_REC_VDDI</sub>	VDDI UVLO Recovery Delay			15		μs
t <sub>UVLO_REC_VDDA/B</sub>	VDDA, VDDB UVLO Recovery Delay			20		μs
CMT <sub>IH</sub>	High Level Static Common Mode Transient Immunity	V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C	150	200		kV/μs
CMT <sub>IL</sub>	Low Level Static Common Mode Transient Immunity	V <sub>CM</sub> =1000V, T <sub>A</sub> =25°C	150	200		kV/μs

**PARAMETER MEASUREMENT INFORMATION**

**Propagation Delay and Pulse Width Distortion**

Figure 7 shows the timing diagram of the propagation delay  $t_{PLH}$  and  $t_{PHL}$ , pulse distortion  $t_{PWD}$  and delay matching  $t_{DM}$  from the input  $V_{IA}$  and  $V_{IB}$ . Short the DT pin to VDDI to disable the dead time function.




Figure 7. Propagation Delay and Pulse Width Distortion

**Rise and Fall Time Testing**

Figure 8 shows the criteria for measuring rise time ( $t_r$ ) and fall time ( $t_f$ ).




Figure 8. Turn On Rise Time and Turn Off Fall Time

**CMTI Testing**

Figure 9 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V.




Figure 9. CMTI Test Circuit

## FEATURE DESCRIPTION

SiLM8263/64/65 is a flexible dual channel isolated gate driver that can drive IGBTs and MOSFETs. It has 10A peak output current capability with maximum output driver supply voltage of 30V. SiLM8263/64/65 has many features that allow it to integrate well with control circuitry and protect the gates it drives such as: resistor programmable dead time control, an DIS pin, and under voltage lock out (UVLO) for both input and output voltages.

### Under Voltage Lockout

The SiLM8263/64/65 has under voltage lock out (UVLO) protection feature on each driver power supply voltage between the VDDA (VDDDB) and GNDA (GNDB) pins. When the VDDx voltage is lower than  $V_{UVLO\_VDDX\_R}$ , during device start up or lower than  $V_{UVLO\_VDDX\_F}$ , after start up, the VDDA (VDDDB) UVLO feature holds the driver output low, regardless of the status of the input pins. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply.

The SiLM8263/64/65 also monitors the input power supply and there is an internal under voltage lock out protection feature on the VDDI. The driver outputs (VOA and VOB) are hold low when the voltage on the VDDI is lower than  $V_{UVLO\_VDDI\_R}$  during start up or lower than  $V_{UVLO\_VDDI\_F}$  after start up. There is a hysteresis on the VDDI UVLO feature to prevent glitch due the noise on the VDDI power supply.

### Disable Input Function

When the DIS is pulled high, the VOA and VOB are pulled low regardless of the states of VIA and VIB. When the DIS pin is pulled low, the VOA and VOB are allowed for normal operation and controlled by the VIA and VIB.

The DIS input has no effect if VDDI is below its UVLO threshold and VOA, VOB remain low. There is an internal pull down resistor on the DIS pin.

### Control Input and Output Logic

The VIA and VIB input control the corresponding output channel, VOA and VOB. A logic high signal on VIA (VIB) causes the output of VOA (VOB) to go high. And a logic low on VIA (VIB) causes the output of VOA (VOB) to go low.

For PWM input versions (SiLM8264), when the PWM input is high, the VOA is high and VOB is low. And when the PWM input is low, the VOA is low and VOB is high.

The Table 4 and Table 5 show the relationship between VIA, VIB, PWM, DIS, UVLO and Output of VOA and VOB.

Table 4. Relationship between Input and Output with VIA, VIB input

VIA	VIB	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
H	L	L	No	No	No	H	L	
L	H	L	No	No	No	L	H	
L	L	L	No	No	No	L	L	
H	H	L	No	No	No	H	H	Dual driver
						L	L	HS/LS
X	X	H	No	No	No	L	L	Device disabled
X	X	X	Yes	No	No	L	L	VDDI UVLO active
H	X	L	No	No	Yes	H	L	VDDB UVLO active
						L	L	
X	H	L	No	Yes	No	L	H	VDDA UVLO active
X	L	L	No	Yes	No	L	L	

Table 5. Relationship between Input and Output with PWM input

PWM	DIS	VDDI UVLO	VDDA UVLO	VDDB UVLO	VOA	VOB	Note
H	L	No	No	No	H	L	
L	L	No	No	No	L	H	
X	H	No	No	No	L	L	Device disabled
X	X	Yes	No	No	L	L	VDDI UVLO active
H	L	No	No	Yes	H	L	VDDB UVLO active
L	L	No	No	Yes	L	L	VDDB UVLO active
H	L	No	Yes	No	L	L	VDDA UVLO active
L	L	No	Yes	No	L	H	VDDA UVLO active

### Dead-time Program

For the high side/low side configuration driver, there is a dead-time between VOA and VOB. The dead-time delay ( $t_{DT}$ ) is programmed by a resistor ( $R_{DT}$ ) connected from the DT input to ground and it can be calculated with below equation.

$$t_{DT}[\text{ns}] \approx 10 \times R_{DT}[\text{k}\Omega]$$

Here,  $t_{DT}$  is the dead-time delay,  $R_{DT}$  is the resistance value between DT and ground.

The DT pin can be connected to VDDI or left floating to provide a nominal dead time at approximately 400 ps.

A bypassing capacitor, 2.2nF or greater, is recommended to be put between DT and GNDI to achieve better noise immunity.

The Figure 10 shows the input and output logic with dead-time in different condition.




Figure 10. Input and output logic with dead-time

Condition A: VIA goes high and VIB goes low. VOB goes low immediately and VOA goes high after the programmed dead-time.

Condition B: VIA goes low and VIB goes high. VOA goes low immediately and VOB goes high after the programmed dead-time.

Condition C: VIB goes low and VIA still low. VOB goes low immediately. Since the VIA input dead-time is longer than the programmed dead-time, the VOA goes high immediately when the VIA input goes high.



Condition D: VIA goes low and VIB still low. VOA goes low immediately. Since the VIB input dead-time is longer than the programmed dead-time, the VOB goes high immediately when the VIB input goes high.

Condition E: VIA goes high while VIB and VOB are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. The VOA goes high after the programmed dead-time.

Condition F: VIB goes high while VIA and VOA are still high, the overlap time is shorter than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. The VOB goes high after the programmed dead-time.

Condition G: VIA goes high while VIB and VOB are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOB goes low immediately when the VIA goes high. Since the overlap time is longer than the programmed dead-time, the VOA goes high immediately when the VIB goes low.

Condition H: VIB goes high while VIA and VOA are still high, the overlap time is longer than the programmed dead-time. To avoid overshoot, VOA goes low immediately when the VIB goes high. Since the overlap time is longer than the programmed dead-time, the VOB goes high when the VIA goes low.

**APPLICATION INFORMATION**

The circuit in Figure 11 shows the typical application circuit for SiLM8263/64/65 to driver a typical half bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half bridge, full bridge, LLC etc. topologies and 3-phase motor drive applications.




Figure 11. Typical Application Schematic

**PACKAGE CASE OUTLINES**




Figure 12. LGA5X5-13 Package Outline Dimensions

**REVISION HISTORY**

Note: page numbers for previous revisions may differ from page numbers in current version

<b>Page or Item</b>	<b>Subjects (major changes since previous revision)</b>
<b>Rev 0.1 datasheet: 2023-05-15</b>	
Whole document	Initial preliminary datasheet release
<b>Rev 0.2 datasheet: 2023-06-05</b>	
Whole document	Change the package name from LGA13 to LGA5x5-13